

LIST OF GUEST LECTURES CONDUCTED

S. NO.	ACADEMIC YEAR	DATE OF GUEST LECTURE	DETAILS OF THE RESOURCE PERSON	ΤΟΡΙϹ
1	2020-21	25.01.2021	Avinash Yadlapati, Senior Director –Engineering, Mirafra Technologies	An Overview of VLSI Design and Opportunities
2	2020-21	04.07.2020	Sri. G. Anantram, Consultant and Content, Developer/Editor for Start-Ups	Innovation to Entrepreneurship A journey of excitement

H.O.D-ECE



GAYATRI VIDYA PARISHAD COLLEGE FOR DEGREE AND P.G. COURSES (A) RUSHIKONDA, VISAKHAPATNAM 530045. (Approved by A.I.C.T.E | Affiliated to Andhra Univeristy | An ISO 9001:2015 Certified Institute) ENGINEERING AND TECHNOLOGY PROGRAM DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

LIST OF WORKSHOPS / CONFERENCES CONDUCTED

S. NO.	ACADEMIC YEAR	DATE OF WORKSHOP	DETAILS OF THE RESOURCE PERSON	DETAILS OF THE WORKSHOP	
1	2020-21	22-06-2020 to 24- 06-2020	Summet Pillai, Altair FEKO Solutions	Online FDP on Antenna Design and Analysis using FEKO	
			Prof P.Rajesh Kumar, HOD-ECE, AUCOE(A)		
			Prof Hardik J. Pandya, Division of EECS, IISc Bangalore	AICTE ATAL SPONSORED FACULTY DEVELOPMENT PROGRAM ON	
	2020-21	-21 02-11-2020 to 06- 11-2020	Sujatha, Centre of Excellence in MEMs Microfluidics(CEMM), Rajalakshmi		
			Engineering College, Chennai		
			Dr.G. Venkat Reddy, Director RCI Lab, Scientist-H, DRDO, Hyderabad		
2			Mr. K.Bapuji, CEO, Appleton Innovations		
			Mr. Kamal Kumar, Staff Engineer, Savari Systems, Bengaluru	ADVANCES IN SENSOR TECHNOLOGY	
			Bandana Rai, Founder and Chief Mentor at AnanyaTEC Training Education and		
			Consulting Services		
			Dr. P.Srihari, Asst. Professor, NITK		
			Mr. D. Ramesh, Red Silicon Labs		
			Nitin S Kale CTO, Nanosniff Technologies Pvt Ltd, IIT Bombay		
		20.10.0000	Mr J Prem Kumar, Product Manager for Mathworks Products, Capricot Technologies	Online Workshop on Applications of Signal and	
3	2020-21	28-12-2020 to 30-	Pvt. Ltd.	Image Processing using MATLAB	
		12-2020			

H.O.D-ECE



REPORT "ADVANCES IN SENSOR TECHNOLOGY (AST-2020)"

Date: 02nd November 2020 - 06th November 2020, Institute Name: GAYATRI VIDYA PARISHAD COLLEGE FOR DEGREE AND PG COURSES (A), ENGINEERING AND TECHNOLOGY PROGRAM DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

"ADVANCES IN SENSOR TECHNOLOGY (AST-2020)"

The Department of Electronics and Communication Engineering organized a Five-day Faculty Development Programme (FDP) on "Advances in Sensor Technology (AST-2020)" under ATAL Sponsored FDP, 103 participants all over the country registered for this FDP, out of which 74 participants participated in all the FDP sessions. The feedback from the participants is very good and the content delivered by all the resource persons is very good.

The speakers for the 5-day FDP on "ADVANCES IN SENSOR TECHNOLOGY (AST-2020)" were:

Prof. P. Rajesh Kumar, HOD -ECE, AUCOE.



Dr. P. Rajesh Kumar is presently Professor and Head of the department of Electronics and Communication Engineering, Andhra University College of Engineering (Autonomous), Visakhapatnam. He graduated from CBIT affiliated to Osmania University, Hyderabad. He Received his ME and Ph.D from Andhra University, Visakhapatnam. He has 22 years of teaching experience and guided many students for their thesis work. He has published more than 100 research papers in various national and International Journals/Conferences. Presently he is guiding 18 research scholars. Twenty research scholars received their Ph.D. degree under his guidance and three scholars submitted their Ph.D. thesis and awaiting for the award. He is member of IEEE, IETE, ISTE, SEMCE (I) and Instrument Society of India. He was also convener for INCEMIC 2015. Presently he is hon'ry Secretary for IETE Visakhapatnam Centre. Earlier he was hon'ry Treasurer and Vice-Chairman for IETE Visakhapatnam Centre. His research interests are Radar Signal Processing, Image Processing and Bio-medical Signal Processing.

Prof Hardik J. Pandya, Division of EECS, IIS, Bangalore



Professor Hardik J. Pandya joined the Department of Electronic Systems Engineering, Division of EECS, Indian Institute of Science, Bangalore in January 2017. Dr. Pandya heads three laboratories in ESE focused on developing a new class of biomedical devices and technologies. Before joining IISc, he worked as a postdoctoral scientist in the Department of Mechanical Engineering, Maryland Robotics Center, University of Maryland, College Park (2012-2016) and in the Department of Medicine, Brigham and Women's Hospital–Harvard Medical School (2016-2017). He obtained his Ph.D. in Microelectronics Technology from the Indian Institute of Technology Delhi (2013). His current research focuses on minimally invasive and non-invasive technologies with an emphasis on but not limited to cancer diagnosis (brain, breast, head and neck), e-nose (diabetes, breast cancer screening), Neuro protective Therapies for Acute Stroke and Epilepsy.

Dr. L. Sujatha, Professor and HOD, REC COLLEGE



Dr. L. Sujatha, Head, Centre of Excellence in MEMS & Microfluidics (CEMM) and Professor in the Department of Electronics & Communication Engineering, Rajalakshmi Engineering College (REC), Chennai has 30 years of experience in teaching and research. Graduating with an A.M.I.E. in Electronics & Communication Engineering from Institution of Engineers (INDIA) in 1991, she obtained her M.E. (Applied Electronics) from Bharathiar University in 1996. She has done her PhD and Post-Doctoral Research in the field of Micro Electro Mechanical Systems (MEMS) at Indian Institute of Technology Madras. She is a recognized supervisor under Anna University and guided 3 research scholars for their PhD degree. She has published two book chapters, 40 journal papers in refereed international journals, more than 60 International Conferences. She had received a "Best Woman Engineer" award from Pondicherry Engineering College in the year 2007 and received "Dr. A.P.J. Abdul Kalam Award for Innovative Research" by Society for Engineering Education Enrichment (SEEE) in the year 2017.

Dr. G. Venkat Reddy, Scientist H, RCI (Research Centre Imarat), Hyderabad



He is working as Scientist H, RCI (Research Centre Imarat), Hyderabad. Graduated his BE (ECE) from University College of Engineering, Osmania University and Post-graduation (M.Tech.) from Indian Institute of Technology Kharagpur.

Working in the field of development of hardware and software for Avionics for unmanned and manned Aircraft and Aerospace vehicles for more than three decades.

Mr. K.Bapuji, Technical Trainer on Internet of Things



He is a technical Trainer on Internet of Things (IoT). He worked in KVK Energy Infrastructure private Limited, Satyams Byrraju Foundation as Project Head for 6 years. He worked on an innovative Project Ashwini wireless long distance network in collaboration with IIT Kanpur computer science department. He is having 10+ years' experience in Internet of Things Research and Training. He is founder of and director of Appleton Innovations. He designed and developed Internet of Things Boards and kits with trademark "**HUEBITS**".

He designed and developed software package for AHP using **MATLAB and SCILAB** and can be accessed at IIT Bombay site: <u>https://www.ee.iitb.ac.in/~belur/AHP/</u>

Mr. Kamal Kumar, Staff Engineer Savari Inc



He is a technical Trainer on C, C++, Python, Linux system programming and IoT devices. He worked in Huawei Technologies as Technical Lead from April 2011 to July 2017. Having 10+ years' experience in Internet of Things and software development and in Internet of Things Training. He is currently working as a Staff Engineer at Savari Inc. **Professional Experience as a Trainer** Gave more than 20 Training programs on IoT, Python at India's best Institute like Great Lakes Learning.

Mrs. Bandana Rai, Founder and Chief Mentor at AnanyaTEC Training Education



Founder and Chief Mentor at AnanyaTEC Training Education and Consulting Services, with 22 plus years of exposure to service and allied sector, her skill sets primarily include Identifying and Practicing Innovative Learning Solutions aligned with Organizational Strategic Talent Management guidelines for all related stakeholders.

Dr. P. Srihari, Founder of Sri Shasha Prayathi Technologies PVT LTD



He is graduated B.Tech in ECE from Sri Venkateswara University, he obtained master's degree from University of Plymouth, England, UK and PhD from Andhra University in the tears 2000, 2002 and 2012 respectively.He is senior member of IEEE, ACM and a fellow of IETE. His research interests are radar systems, radar signal processing, radar target tracking and navigation systems. He is also founder of Sri Shasha Prayathi Technologies PVT LTD. Incubated by National institute of Technology Karnataka Science and Technology Entrepreneurship Park (NITK-STEP), Surathkal. He has guided two PhDs in this area and worked on radar waveform design. He is engaged with multiple government organizations (specifically defence) like RCI, Hyderabad, LRDE, Bangalore and Central research Laboratory (CRL)-Bharat Electronic Limited (BEL), Bangalore and Asymmetric Technologies Laboratory (ASTL), Kolkata in the area of radar signal processing and radar target tracking.

Mr. D. Ramesh, Founder of and Director of Redsilicon Labs



He obtained M.Tech from JNTU Kakinada.He is a technical Trainer on Embedded Systems. He worked in Redpine signals, Akrivia Automation as a R&D Engineer. He designed and developed IoT based products. He is having 5+ years' experience in Internet of Things product development and Training. He is founder of and director of redsilicon labs. He trained corporate employees, students on embedded systems design and IoT.

Prof.Nitin S Kale, Nano Sniff Technologies



Nitin S. Kale obtained his M. Tech from VNIT Nagpur in 1999, and his Ph. D. from the Electrical Engineering Department at IIT Bombay in 2007. During 2007 – 2008, he worked as a Principal Engineer at Taiwan Semiconductor Manufacturing Company, on the 32-nm High-K Metal Gate project. In 2009 he joined the IIT Bombay Nano manufacturing Facility as its Manager. In this role he was responsible for the day to day operations and management of the Rs.200 Crore IIT Bombay Nanofabrication Facility. Since June 2011, he is working with Nano Sniff Technologies, which is a technology start-up company incubated at IIT Bombay. He is responsible for the R&D in the area of fabricating micro cantilever sensors, micro heaters; and developing instruments for detecting explosives, proteins and antibodies, using micro cantilever based measurements.

He has developed **5 Products**, which include: 1. Instruments: (i) Omni cant; (ii) Sensimer; 2. MEMS Devices: (i) Piezo resistive Micro cantilevers; (ii) Micro heaters. 3. Hotwire-CVD Cluster Tool for Depositing Thin Films of Polysilicon, Silicon Nitride etc. He has demonstrated the **Proof of Concept of detecting Explosives** using MEMS Micro heaters & High-Speed & High-Sensitivity Electronics. He has also demonstrated the **Proof of Concept of detecting Cardiac Proteins (hFAbP, Myoglobin etc)** using Piezo resistive Micro cantilevers, ultrasensitive electronics, & a Custom-made Liquid-Cell.

FDP Schedule is as follows:



A common inaugural was launched for 39 ATAL FDPs by the distinguished persons from AICTE. Followed by which we had launched our FDP by the gracious presence of Prof P.Rajesh Kumar, Principal Prof S.Rajanai madam, Vice principal Prof D.Saritha madam. All the members on this occasion, have motivated the department for organizing such FDP and suggested the participants to acquire the maximum benefit. And some screenshots of the inaugural function are as below. Director ATAL, Prof. Ravindra Soni addressed the participants about online FDP and various initiatives by ATAL Academy. Prof Kakde talked about IIIT Roles and Responsibility in technical education. Prof. Poonia Sir, discussed about various AICTE initiatives.



The list of participants was:-

S.no	Name	Email	Phone
1	Mr. G C JAGAN	jagan11gc@gmail.com	9994660804
2	Mr. THOKALA VIJAYA KANTH	kanth.vijay480@gmail.com	7799388970
3	Mrs. Hemlata DALMIA	dalmiahemlata@gmail.com	9014224949
4	Mrs. Pragati Patil	patilpragatig@gmail.com	7020892008
5	Miss Sonal Jain	sajain@apsit.edu.in	8692918601
6	Mr. B.Satish Naidu	satishnaidubokkela@gmail.com	9985368805
7	Mr. VALAGONDA RAMANJANEYULU	vramanji3@gmail.com	7780612122
8	Mr. SRINIVAS MANDELA	srinivasmandela2112@gmail.com	7416524429
9	Mr. A.RAGHAVENDRA PRASAD	raghavendra.eee@srecnandyal.edu.in	8977605450

10	Mr. K.RAJASEKHARA REDDY	raju.eee@srecnandyal.edu.in	9951000912
11	Mr. SRIKANTH ISLAVATU	srikanth.islavatu@ritindia.edu	8698647725
12	Mr. VRSV BHARATH PULAVARTHI	bharath.pulavarthi@ritindia.edu	8554005434
13	Mrs. DANNANA MOHANA DURGA	leelavathi.dannana@gmail.com	7680877233
14	Mr. Tammineni Ravindra	ravindra@gvpce.ac.in	9440580583
15	Mrs. Remya V	remya.ece@sairam.edu.in	8056622484
16	Mrs. S Rajalakshmi	rajalakshmi.ece@sairam.edu.in	9940051954
17	Dr. S K GAYATRI DEVI GAVALAPU	gayatri_gavalapu@yahoo.com	9701468469
18	Mrs. Santhi Konduru	kondurusanthi@gmail.com	9052286679
19	Mr. N.PANDU RANGA REDDY	vihaan.anwita@gmail.com	9133074036
20	Mr. G PRASANNA KUMAR	prasanna4600@gmail.com	9676778300
21	Mrs. PERAMBUDUR SOWJANYA	rishisowjanya@gmail.com	9701519851
22	Mr. P SUMAN PRAKASH	sumangpcet@gmail.com	9493869760
23	Mr. Narendra Kumar Madaka	kumarvar1985@gmail.com	9490171059
24	Mr. Chanda Laxmana Sudheer	laxmana018@gmail.com	9985249947
25	Mr. DABBARA JAYANAYUDU	d.jayanaidu@gmail.com	9866280186
26	Dr. Rajasekhar Manda	raja.sekhar441@yahoo.co.in	7730984441
27	Mrs. Ramavath Annapurna	jatothannapurna13@gmail.com	7893864394
28	Miss Shafalika Vijayal	shafalika.cse@mietjammu.in	8717078090
29	Dr. A CH SUDHIR	camanapu@gitam.edu	7660019088
30	Mrs. K Jhansi Rani	jhansikothapalli@gvpce.ac.in	9505008048
31	Dr. V.Bharathi	bharathime79@gmail.com	9894248877
		8	

32	Dr. R. Sarankumar	rmsarankumar@gmail.com	9894896091
33	Dr. A.Pradeep Kumar	pradeepsujeeth@gmail.com	7731036533
34	Mr. Sanyasappala Naidu Kondapalli	ksn@gvpcew.ac.in	9845364123
35	Mrs. Jayashree Hiralal Patil	jhp4@rediffmail.com	9420852606
36	Mr. Vijay Bhagawan Nerkar	vijay.nerkar@gmail.com	9763683284
37	Mr. k.meenendranath reddy	kvmsvist@gmail.com	9441689663
38	Mrs. N.DURGA SOWDAMINI	durganekkalapudi@gmail.com	8977138426
39	Mr. Venkateswara Rao Thorlikonda	venkat.thorlikonda@gmail.com	8008611762
40	Mrs. K.Sridevi	sridevi.sreelu@gmail.com	9573924999
41	Mr. BHADANE GANESH GULABRAO	ganesh_298@rediffmail.com	9922720133
42	Miss Vidya Vijay Deshmukh	vvdeshmukh@aissmscoe.com	9881320121
43	Mr. BOORTHULA KIRAN	kiranboorthula@gmail.com	8686007372
44	Mr. S B G Tilak Babu	thilaksayila@gmail.com	8500580495
45	Dr. M Chandrasekhar	mc.ece@kitsw.ac.in	8374932535
46	Dr. Savita R. Bhosale	sr4bhosale@gmail.com	9869579071
47	Mr. Sanjay Purushottam Patil	sppatil20071@rediffmail.com	9850249158
48	Mr. Venkatesh Seerapu	venkateshece@gvpcdpgc.edu.in	9666594294
49	Mr. Ch Manohar kumar	manohar.chebrolu@gmail.com	8143105787
50	Dr. K.RAGHAVA RAO	krraocse@gmail.com	9553579000
51	Miss UNDRAKONDA JYOTHSNA	jyothsna.1511@gmail.com	9908644466
52	Mrs. U subha	usubha9@gmail.com	6281692818
53	Mrs. M.hemlata	19131d7715@gvpce.ac.in	8085839263
		9	

54	Miss Harsha Sarvaiya	kharsha.51282@gmail.com	7972958319
55	Mrs. Malathi seelam	malati.bommali@gmail.com	9032352626
56	Dr. Hemalatha J N	hemalathajn@rvce.edu.in	9845190304
57	Mr. Domesh kumar	domeshsahu64@gmail.com	9399440625
58	Mr. MANNE GALEEB	mannegaleeb@gmail.com	7569551156
59	Mrs. PREETHI GANDRETI	preethi@gvpcdpgc.edu.in	8497912356
60	Dr. UTLA.S.B.K.MAHALAXMI	mahalaxmi_ece@acoe.edu.in	9490950823
61	Dr. Thota Vidyavathi	thota.vidyavathi9@gmail.com	8978882220
62	Mr. Nese mohan raju	nmohanraju@rguktrkv.ac.in	9014111062
63	Mr. SANTHOSH RAIKAR M	santhuee020@gmail.com	9845962493
64	Mr. VINOTH KUMAR V	icevinoth@gmail.com	9444874707
65	Miss Amulya Rao B	raobamulya@gmail.com	7892656825
66	Mrs. Tenneti Krishna Mohana	mohanak49@gmail.com	9052373452
67	Mrs. Jogi Satya Madhuri	satyamadhurij@gmail.com	9966283456
68	Mr. Narendra kumar Danda	narendra2kee@gmail.com	9110317091
69	Dr. RENUGADEVI	renuven05@gmail.com	8940323250
70	Mr. Mahesh Babu Ammisetty	maheshbabu07402@gvpcdpgc.edu.in	9059500989
71	Mr. Ashutosh Dubey	ashutosh.dubey@bsacet.org	9045259714
72	Mrs. Sowmya Namburu	namburu.sowmya@gvpcdpgc.edu.in	8187883368
73	Dr. Deepak Nagaria	deepaknagariaaktu@gmail.com	9412903700
74	Mr. Ram Nishanth Vanka	ramnishanthvanka@gvpcdpgc.edu.in	9951407884
75	Mrs. PASUPULETI SWARNALATHA	swarnalathapasupuleti@gmail.com	9705847645
		10)	

76	Mr. DHAVALKUMAR SONI	dks01@ganpatuniversity.ac.in	9898941687
77	Mr. K V BALARAMAKRISHNA	balaram56kv@gmail.com	9133528101
78	Mr. RANJEET SINGH	ranjeetrustampur.12@gmail.com	8171665594
79	Mrs. SAI PALLAVI AKKISETTI	saipallavi@pscmr.ac.in	9494506768
80	Mr. Joginaidu	joginaidu@diet.edu.in	9948354283
81	Mr. Amrit pradhan	verdhan786@gmail.com	7054055567
82	Mr. Adwait Namdeo Lade	adwaitlade@gmail.com	8862088595
83	Mr. JIGAR SUTHAR	jigar4442@yahoo.com	9426328510
84	Dr. M.RAJMALJOSHI	rajmaljoshi@gmail.com	9841228833
85	Mr. Ghanshyam	ghanshyam.0490@gmail.com	9795681806
86	Dr. Ab Lateef Khan	alchemkhan@gmail.com	8082423483
87	Dr. P A Nageswara Rao	panageswar@gmail.com	8328672542
88	Mr. Prasad Sanjay Kumavat	prasadkumavat111@gmail.com	8208531627
89	Mr. Ravindra Prabhu	Prabhurav@gmail.com	9757298453
90	Mr. VISHAL LAL GOSWAMI	vishallal.goswami@bsacet.org	9808529175
91	Miss Shubhneet Kaur	shubhisidhu02@gmail.com	8283950113
92	Mrs. NISHA NAUGAI	nisha.eceng@gmail.com	9760630322
93	Mr. Pavada Santosh	santosh.pavada@gmail.com	9885851820
94	Mr. M MOHAN RAJ	mohanraj.mekala@gmail.com	9652149435
95	Mr. SRIHARI DEVARAKONDA	dsri_hari@rediffmail.com	9603744030
96	Miss D Vani	vanireddy10.20@gmail.com	9986554525
97	Mrs. M Chamini	chamini53@gmail.com	7013154819
		[11]	

98	Mrs. Jyothi Lakshmi	jyothi.lakshmi@gvpcdpgc.edu.in	7382626790
99	Dr. V VIJAYA KUMAR	drvijayakumar@gvpcdpgc.edu.in	9182071838
100	Mr. H K RAGHU VAMSI KUDULLA	hkrghvamsi@gmail.com	8125999176
101	Miss BOMMIDI SUJATHA	sujathabommidi9@gmail.com	9182475926
102	Mr. Sajid Karim Shaikh	sajidshaikh1433@gmail.com	9987350998
103	Mrs. Rubina Shaikh	srubinabee@mes.ac.in	9987863209

The screenshots of the participants taken on the closing are:-

Day 1 Session 1





Day 1 Session 2





Day 1 Session 3





Day 2 Session 1







Day 2 Session 2









Day 2 Session 3



S WhatsApp	🗙 🕅 Inbox sandee: 🗙 😭 N	leet - AICT 🗶 🗙 🔲 D2_53 - Goo	ogle 🗙 🛛 🗮 Xpressbees	🗙 🛛 🗷 Xpressbees	× 🖸	Online Shoppin 🗙 📔 🕂	- 0 ×
$\leftarrow \ \ni \ C$	neet.google.com/yfh-hxmz-fjj?pli	=1&authuser=0					😑 🏠 🌟 😩 E
• REC	Sujatha L is presenting		C.	Sanjay Patil and 57 more	0) ⁶⁷		3:15 PM _{vou} 🤶 👩
	EIDST MO		DDATT			(
	FIRST MC	DE OF VI	DRAIL			🔇 You	😵 Pragati Patil
	Force along X-axis	Force along Y-axis	s Force alo	ng Z-axis			
	Equipments-21114-563111 Surface: "stat displacement (um) -500	Elgenthecuercy=23001870980 Serfece Total displacement -500 0 500 A	rt (gm) Digentraquancy=1562230 2.4455×10 ⁴ 2.10 ²	SBIS Series Teol costooner: (an)		ulu Sujatha I	Gangadhar Devana
			1	in a start			
			15 1 11				S
			as	-300 0.5		8 A.Pradeep Kumar	Smt. Sowmya Na
	The second secon		0	••			
	Nov 3, 2020 Ad	vances in Sensor Technology		13		🔇 Mutyala Naidu	🔕 Dr P A Nageswar
🛯 🔎 Ту	pe here to search	o 🗉 💽 I	a 🔒 💼 🤇	🗴 😰 🚺		~ 🖡 🖛 40 🖽	d ⁴ ENG 3:15 PM □



Day 3 Session 1









M	hbox - sand	eep@gvpcdpg 🗙 🧕 WhatsAp	ab	× 🙆 Meet - AICTE ATAL FIV	🔹 🗙 📘 D3 S	St - Google Forms 🛛 🗙 📗	Modha Eligibility List -	inp: x +	- 0 ×
÷	→ C	i meet.google.com/yfh-hxn	nz-fjj?pli=18tauth	iuser=0				•	🕸 🗯 🤶 E
•	REC	e and a certain second			chakr and 1-	radharsudhir ama 4 more	2) ⁵² 🗐	♣ 11:45	
	۲		S				-	۲	0
	G			٢	P	\$	٩	k	S
	۲	(٢	S	8	a	۲	۲	8
	V	Ø	Ø	R	ß	0	R	٢	M
-	, Отур	e here to sear <mark>c</mark> h		O FI 💽 🧮	1	🔯 🙋 🖉	4	🖢 🗐 🖓 🛃 🤌 ENG	i 11:45 AM
				(22				

Day 3 Session 2







Day 3 Session 3





Day 4 Session 1







Day 4 Session 2

😒 WhatsApp 🛛 🗙 🎑 Meet - AICTE ATAL FIVE day i 🛞 🗙 M AICTE ATAL FIVE day Online Facul 🗙 🕂		- 0 ×
← → C		🕸 🏦 🌷 E
REC S Apuji Kanaparthi is presenting D Dr. S. Krishna Veni and 36 more	⁴⁷ ■ ♣ 12:03	PM
Research Focus	🏟 Bapuji Kanaparthi 🛛 😣	K Kadiyam Ramesh
 Current DST Projects Call for Proposals for Device Development Programme: 15 Nov 	G Sangadhar Devana 🔇	Mr. Venkatesh Se
 Designing and Developing Energy Storage Devices for Rural Household/ Enterprise Applications: 31 DEC 	😵 Dr P A Nageswara 🔇	V Vrushali Deshmukh
Activate Windows Ge to Settings to activate Windows.	🔹 Pragati Patil	k k ashok
💶 🔎 Type here to search 🛛 🗢 🗖 🗘 🦉 💴 🥥 💴	^ 📕 🔄 \$0 💭 & ENG	5 12:03 PM 11/5/2020







Day 4 Session 3







Day 5 Session 1







Day 5 Session 2



Day 5 Session 3




ATAL FDP on "ADVANCES IN SENSOR TECHNOLOGY (AST-2020)"

Participants Feedback

M AICTE ATAL FIVE day Online Facu × +	- 0	×
← → C 🗎 mail.google.com/mail/u/0/?tab=rm&ogbl#inbox/FMfcgxwKjKsGpcBKrjWHkdwGsJmBlSNs?projector=1 🛞 👁	☆ 🌹	:
🔢 Apps 😮 Assignment6Questi 🔇 An IoT based smart 🐕 Smart Medicine Bo 🤡 ECE 4760 🌋 DESIGN OF A SAFE 🤡 Microsoft PowerPoi 🥥 ch4.pdf		
← AICTE ATAL FIVE day Online Faculty ology ((2020-11-06 at 01:01 GMT-8)) 00:53:02.330, 00:53:05.330 Dr. S. Krishna Veni: participants we welcome your feedback	• *	
00:55:54.714,00:55:57.714 Inisha Naugai: All the sessions were very good. Thanks for organising such a informative FDP.		
Storred 00:57:15.394,00:57:18.394 A.Pradeep Kumar: Very good and informative sessions		
00:57:59.552,00:58:02.552 Braffs srihari devarakonda: Very good sessions Good efforts made by supporting staff		
00:58:06.123,00:58:09.123 JYOIHD Prof. D K Soni: All the sessions were very good Thank you very much	Next	
Notes 00:59:28.993,00:59:31.993 Annapurna ramavath: All the sessions were very informative and well organized.thank you for conducting this informative sessions.		
New modify INTEFF KHAN: I would like to thank the organisers for organizing such a wonderful and informative FDP. It has provided a lot of information regarding the sensor technology going on all over th India. It has excited so many up coming researchers to dig deep into the sensor technology to ease the sufferings mankind. thank you all.		
Hangouts 01:00:59.415,01:01:02.415 Dr. S. Krishna Veni: Thank you Khan sir		
01:01:05.468,01:01:08.468 D. S. Kinhma D. S. Kinhma D. S. Kinhma Sanjay Patil: All the sessions were very informative and well organized. Thank you for conducting this nice FDP sessions.		
01:01:56.627,01:01:59.627 raju reddy: excellent FDP, I learnt a lot of things about sensors, transformer sensors.thanks a lot for organizers		
== 2 〇 甘 💿 🖬 💿 💀 🔹 💿 🕫 🔹	3:14 PM	₽



35

ATAL FDP on "ADVANCES IN SENSOR TECHNOLOGY (AST-2020)"



Press Clippings

అధ్యాపకుల శిక్షణ ప్రారంభం సాగర్నగర్, న్యూస్టుడే: ఏఐసీటీఈ నెలకొల్పిన అటల్ అకాడమీ సౌజన్యంతో రుషికొండ గాయత్రీ విద్యాపరిషత్ ఈసీఈ విభాగం ఆధ్వర్యంలో సోమ వారం నుంచి ఆన్లైన్లో అయిదు రోజుల అధ్యాప కుల నైపుణ్యాభివృద్ధి జాతీయస్థాయి శిక్షణ ప్రారంభ మైంది. కళాశాల ప్రసిన్నిపల్ ఆచార్య ఎస్. రజని, వైస్ ప్రిన్నిపల్ ఆచార్య డి. సరిత ఏయూ ఈసీఈ విభాగా ధిపతి ఆచార్య పి. రాజేష్ కుమార్ తదితరులు ప్రసం గించారు. డాక్టర్ ఎస్.కృష్ణవేణి, డాక్టర్ ఎస్. సందీప్ శిక్షణ సమన్వయకర్తలుగా వ్యవహరించారు.



ATAL FDP on "ADVANCES IN SENSOR TECHNOLOGY (AST-2020)"





It was a great Initiative by ATAL Academy. I am thankful to AICTE for giving me this opportunity to conduct online FDP for faculty members of technical institute of India free of cost. I got huge response for registration as well as lots of compliment of arranging the online FDP'S, content and hands on.

38



Three Day Online Faculty Development Program Report on "Antenna Design and Analysis using FEKO" from 22.06.2020 to 24.06.2020

Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College for Degree and PG Courses (A), Rushikonda, Visakhapatnam in association with Altair Fekp Solutions has organized a three day online Faculty Development Program (FDP) on "Antenna Design and Analysis using FEKO" from 22.06.2020 to 34.06.2020.

Principal GVPCDPGC(A) Prof S. Rajani have inaugurated the FDP and has inspired the faculty of various institutions to get the maximum benefit out of the Program in learning and acquiring the inherent knowledge to be delivered by the distinguished speakers from Industry. Prof S. Raja Director Engineering and Technology Program, Gayatri Vidya Parishad College for Degree and PG Courses (A) have addressed the participants about the importance of attending such faculty development programs. Dr. S. Krishna Veni, HOD - ECE have enlightened with the recent and latest developments in the Antenna Design to suite specific applications globally. Coordinators Mr. S. Sandeep, Mr. S. Venkatesh and Mr. M. Sri Suresh have welcomed the participants for the Program and has assured the participants that the resource persons with excellent profile of research would be delivering their best during the sessions of the Program.

An overwhelming response from the faculty of various institutes has marked the significance of the Program. The faculty participants have participated actively and have utilized the opportunity in showing their interest to learn and acquire the latest trends and developments in the field of Antenna Design and their Applications. The participants from various distinguished organizations have attended the Program. A total of 35 participants from various organizations/institutes took part and made the FDP a grand success.

Dr. S. Krishna Veni, HOD - ECE have congratulated the coordinators Mr. S. Sandeep, Mr. S. Venkatesh and Mr. M. Sri Suresh for his hard work and invaluable effort put-in for the conduct of the Program. The resource persons have advised the faculty participants to upgrade their skills of knowledge by putting a continuous effort to learn more and more from the concepts of the Program. The participants have represented with positive comments and have requested to conduct such kind of Programs for more number of days.

Mr. S. Venkatesh has conveyed the vote of thanks to the Management of Gayatri Vidya Parishad College for Degree and PG Courses (A), the resource persons from Altair Fekp Solutions and all the participants and the Department of ECE for extending their support to organize the Program.

= M Gmail	Q fdp	
Compose		
Inbox 970	FDP Session 1 Video File Inbox ×	
Starred Snoozed	Mr. Sandeep Sivvam to ecestaff, pvlnphani, narsi07, balajibalu2511, sarojamandapati, Dr.K.Sum	
Sent	Dear Participant,	
Drafts 17	We have uploaded today's FDP session in the google folder, Kindly d folder. The drive link is as given below:	
More	<u>https://drive.google.com/drive/folders/1x8vmNSZj-4_CK-LEMQ-gj</u>	
Meet	Best Regards,	
Start a meeting Join a meeting	Mr. S. Sandeep Assistant Professor, Department of E.C.E,	
Chat	Gayatri Vidya Parishad College for Degree and PG Courses (A),	
🔮 Dr. P. A +	Ph: +919642120033, +918465925033.	
Sri. P. Padmanabha Reddy		

DATE & TIME

22-06-2020 from 9:45 AM to 11:00 AM 23-06-2020 from 10:00 AM to 1:00 PM 24-06-2020 from 10:00 AM to 12:30 PM

Note: Detailed schedule will be mailed to all the participants after successful registration for the FDP.

FDP CONVENER

Dr. S. Krishna Veni, HOD-ECE Ph: +917382273337 e-mail: drkrishnaveni@gvpcdpgc.edu.in

FDP COORDINATORS

Mr. S. Sandeep, Assistant Professor Ph: +919642120033 e-mail: sandeep@gvpcdpgc.edu.in

Mr. S. Venkatesh, Assistant Professor

Ph: +919666594294 e-mail: venkateshecep@gvpcdpgc.edu.in

Mr. M. Sri Suresh, Assistant Professor Ph: +919491358846 e-mail: srisuresh@gvpcdpgc.edu.in

ORGANIZING TEAM

Chief Patrons

Dr. P.S. Rao, President, GVP Sri. D. Dakshina Murthy, Vice-President, GVP Secretary & Correspondent, GVP College for Degree & PG Courses (A). Prof. P.V. Sarma, Vice-President, GVP

Patrons

Prof. S. Rajani, Principal Prof. D. Saritha, Vice-Principal Prof. Raja, Director, E & T Program

Executive Committee

Mrs. T.S. Jyothi Lakshmi, Assoc. Professor Dr. P.A Nageswar Rao, Assoc. Professor Dr. V. Vijaya Kumar, Sr. Asst. Professor Mrs. N. Sowmya, Asst. Professor Mr. Ch. Manohar Kumar, Asst. Professor Mr. V. Ram Nishanth, Asst. Professor Mr. A. Mahesh Babu, Asst. Professor



Online Faculty Development Program on

Antenna Design and Analysis using FEKO





DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING (Program Accredited by NBA)

ENGINEERING & TECHNOLOGY PROGRAM

GAYATRI VIDYA PARISHAD COLLEGE FOR DEGREE AND P.G. COURSES (A) (Affiliated to Andhra University & Approved by AICTE)

Accreditted by NAAC | ISO 9001 : 2015 website: www.gvpcdpgc.edu.in

Jointly Organised by the Dept. of ECE and

Altair Feko Solutions

Gavatri Vidva Parishad College for Degree and PG Courses was established in 1989 offering B.A., B.Com., B.Sc. and B.B.A. with innovative and restructured combinations including Electronics and Computer Science, in addition to the traditional combinations. Post-Graduate courses were started from 1993-94 in various disciplines. Four programs under Engineering and Technology were added in 2011 with due recognition from AICTE and permanently affiliated to Andhra University. The laboratories are well equipped with up to date equipment and simulation softwares. The students are encouraged to perform experiments by dedicated team of faculty.All the courses are granted autonomy by Andhra University.

VISION OF THE DEPARTMENT

To achieve academic excellence and make significant contribution to the society through quality education and research in the field of Electronics and Communication Engineering.

MISSION OF THE DEPARTMENT

To empower the students with quality education, to achieve excellence in research to develop models that meet the needs of the society and to become team leaders with better communication skills ethics and social responsibility.

FEKO SOFTWARE

FEKO is a comprehensive 3D electromagnetic simulation software suite based on state of the art CEM methods that enable users to solve wide range of EM problems such as antenna design, antenna arrays, antenna placement, RFID, RCS, radomes, pattern synthesis with characteristic mode analysis, EMC / EMI, lightning and cable analysis, Bio electromagnetics, etc.,

SESSION AGENDA

All the sessions are hands-on and the following topics https://forms.gle/H8XXpMDPHcDgPKYW6 will be covered in the FDP.

- Simulation Driven Innovation by Altair. •
- Computational Electromagnetics for Smart • Wireless Devices.
- Introduction To Computational Electromagentics And Solver Selection For Different Applications.
- Antenna Design Microstrip Patch and **Optimization.**
- Introduction to Characteristic Mode Analysis for Antenna Designs.
- Different Techniques For The Efficient Analysis **Of Antenna Arravs**
- Antenna Placement Analysis

RESOURCE PERSON

Resources persons from Industry.

WHO CAN PARTICIPATE

Faculty members working in any AICTE approved colleges, Research Scholars, M.Tech students and Employees in Industry by paying the Registration fee of Rs. 150/-.

REGISTRATION PROCESS

Participants should pay the registration fee of Rs.150/- (Rupees One hundred and fifty only) by Account transfer and attach the fee receipt in the google form. The bank details are as follows: Name of the Account: GVPT IETE STUDENT FORUM

Account Number: 64190618759

IFSC Code : SBIN0040546

Name of the Bank : State Bank of India. **MVP Colony Double Road**

Branch, Visakhapatnam

Google form link:

INSTRUCTIONS TO PARTICIPANTS

- The participants should fill in the registration form with proper mail ID and are requested to join into the whats app group which will be displayed after the submission of the form to get timely updates.
- The FDP will be held in online mode using • Microsoft Teams so we request the participants to download this application in the device from which you wish to join before the start of FDP.
- Every participant will be given one week free license of FEKO software, so that the participants can practice simultaneously during the FDP session.
- Meeting links for all the sessions will be shared to all the registered participants on 21th June, 2020 @ 7:00 PM to their registered e-mail id.
- E certificate will be given only if the participant is present for all the sessions and due submission of feedback form at the end of the FDP.



Three Day Online Faculty Development Program Report on "Antenna Design and Analysis using FEKO" from 22.06.2020 to 24.06.2020

Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College for Degree and PG Courses (A), Rushikonda, Visakhapatnam in association with Altair Fekp Solutions has organized a three day online Faculty Development Program (FDP) on "Antenna Design and Analysis using FEKO" from 22.06.2020 to 34.06.2020.

Principal GVPCDPGC(A) Prof S. Rajani have inaugurated the FDP and has inspired the faculty of various institutions to get the maximum benefit out of the Program in learning and acquiring the inherent knowledge to be delivered by the distinguished speakers from Industry. Prof S. Raja Director Engineering and Technology Program, Gayatri Vidya Parishad College for Degree and PG Courses (A) have addressed the participants about the importance of attending such faculty development programs. Dr. S. Krishna Veni, HOD - ECE have enlightened with the recent and latest developments in the Antenna Design to suite specific applications globally. Coordinators Mr. S. Sandeep, Mr. S. Venkatesh and Mr. M. Sri Suresh have welcomed the participants for the Program and has assured the participants that the resource persons with excellent profile of research would be delivering their best during the sessions of the Program.

An overwhelming response from the faculty of various institutes has marked the significance of the Program. The faculty participants have participated actively and have utilized the opportunity in showing their interest to learn and acquire the latest trends and developments in the field of Antenna Design and their Applications. The participants from various distinguished organizations have attended the Program. A total of 35 participants from various organizations/institutes took part and made the FDP a grand success.

Dr. S. Krishna Veni, HOD - ECE have congratulated the coordinators Mr. S. Sandeep, Mr. S. Venkatesh and Mr. M. Sri Suresh for his hard work and invaluable effort put-in for the conduct of the Program. The resource persons have advised the faculty participants to upgrade their skills of knowledge by putting a continuous effort to learn more and more from the concepts of the Program. The participants have represented with positive comments and have requested to conduct such kind of Programs for more number of days.

Mr. S. Venkatesh has conveyed the vote of thanks to the Management of Gayatri Vidya Parishad College for Degree and PG Courses (A), the resource persons from Altair Fekp Solutions and all the participants and the Department of ECE for extending their support to organize the Program.



GAYATRI VIDYA PARISHAD COLLEGE FOR DEGREE AND PG COURSES (A) RUSHIKONDA, VISAKHAPATANAM 530045 | website: www.gvpcdpgc.edu.in (Approved by A.I.C.T.E | Affiliated to Andhra University | Accredited by NAAC | ISO 9001:2015) ENGINEERING & TECHNOLOGY PROGRAM DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING (Program accredited by NBA)

<u>Schedule for Faculty Development Programme on "Antenna Design and</u> <u>Analysis using FEKO" from 22-06-2020 to 24-06-2020</u>

Date	Time	Торіс	Meeting Link
22-06-2020 Monday	9:45 AM to 10:00 PM	Inaugural Session	https://teams.microsoft.com/l/meetup- join/19%3ameeting_YzEzNTM4YzYt
	10:00 AM to 10:20 AM	Simulation driven innovation by Altair	YzgwOC00ZjkxLThhOWQtMjQ4M WZjZTI5ZjJI%40thread.v2/0?contex
	10:20 AM to 11:00 AM	Computational Electromagnetics for Smart Wireless Devices	<u>f-cfab-4b10-9fc5-</u> <u>64b20af89867%22%2c%22Oid%22</u> <u>%3a%22b24623e4-60fc-41f6-aa9a-</u> <u>ce87969c7092%22%2c%22IsBroadca</u> <u>stMeeting%22%3atrue%7d</u>
23-06-2020 Tuesday	10:00 AM to 11:00 AM	Introduction to Computational Electromagnetics and solver selection for different applications	https://teams.microsoft.com/l/meetup- join/19%3ameeting_ZTkyNTA0MG MtODIxNy00ZWMzLTkzMTEtZTBl MDE5NjE3MzMz%40thread.v2/0?co
	11:00 AM 12:00 Noon	Microstrip Patch Antenna Design and Optimization	<u>ntext=%7b%22Tid%22%3a%2296b</u> 5396f-cfab-4b10-9fc5-
	12:00 Noon to 1:00 PM	Introduction to characteristic mode analysis for antenna designs	<u>64b20af89867%22%2c%22Oid%22</u> <u>%3a%22b24623e4-60fc-41f6-aa9a-</u> <u>ce87969c7092%22%2c%22IsBroadca</u> <u>stMeeting%22%3atrue%7d</u>
24-06-2020 Wednesday	10:00 AM to 11:00 AM	Different techniques for the efficient analysis of antenna arrays	https://teams.microsoft.com/l/meetup- join/19%3ameeting_YWU5YWE4M DctZmU2ZS00ZjJmLWEzNTktMGV
	11:00 AM to 12:00 Noon	Antenna placement analysis	hYWI3NmQ2NWI5%40thread.v2/0? context=%7b%22Tid%22%3a%2296
	12:00 Noon to 12:15 PM	Participant feedback followed by Valedictory.	<u>b5396f-cfab-4b10-9fc5-</u> <u>64b20af89867%22%2c%22Oid%22</u> <u>%3a%22b24623e4-60fc-41f6-aa9a-</u> <u>ce87969c7092%22%2c%22IsBroadca</u> <u>stMeeting%22%3atrue%7d</u>

Instruction to all the participants:

- 1. The FDP will be held in online mode using Microsoft teams, so we request the participants to download this application in the device from which you wish to join before the start of FDP.
- 2. All the participants are requested to join for all the sessions as per the schedule.

- 3. Participants are requested to login to the Microsoft teams window by entering their name as given in the registration so that it will help us to verify your attendance which is filed in the google sheet. Session wise attendance link will be posted in the chat window during the middle of the session.
- 4. Participants who wish to ask any queries should post only in the chat window specifying your full name in the relevant field.

For technical support please call:

1. S. Sandeep, Assistant Professor, Ph: +919642120033.

2. S. Venkatesh,

Assistant Professor, Ph: +919666594294.



Report on "Innovation to Entrepreneurship ... A journey of excitement" an Impact Lecture Session funded by IIC MHRD on 04.07.2020

An Impact Lecture session on "Innovation to Entrepreneurship … A journey of excitement" is organized by Department of Electronics and Communication Engineering funded by IIC MHRD to the students of Gayatri Vidya Parishad College for Degree and PG Courses (A) on 4th July, 2020 from 10.30 AM to 2.00 PM. Sri. G. Anantram, Consultant and Content, Developer / Editor for Start-Ups has delivered the lecture as the resource person for the session. The lecture session has been delivered online (as directed to organize by IIC MHRD due to COVID-19) through Teams Microsoft app.

The session has began with an inaugural addressed by Dr S. Krishna Veni; Head, Department of Electronics and Communication Engineering; Prof D. Saritha, Vice Principal, Gayatri Vidya Parishad College for Degree and PG Courses (A) and Prof. S. Rajani, Principal, Gayatri Vidya Parishad College for Degree and PG Courses (A). Mr.V. Ram Nishanth, Assistant Professor has anchored the session introducing the resource person to the students.

The resource person have inspired a brain storming session highlighting about entrepreneurs, startups, patents and finally leading them towards Make in India concept. The speaker narrated the student participants about the various challenges they would be facing ahead and how to resolve them. He added in the present scenario of COVID-19 and its post affects; that all of them have to inculcate innovative ideas that would lead them to become entrepreneurs. The resource person has triggered some of the student participants who are having some ideas of startups. The session went on not only lecturing but also it was an excellent exhibition of an interactive session and solving puzzles. About 257 students from the institution have registered for the impact lecture session.

All the students attended the session are highly motivated and had an excellent exposure marching towards the startups. The students clarified many of their doubts by their queuing queries; which all of them were answered by the resource person patiently.

All the students have thanked the department and IIC MHRD for organizing such an excellent impact lecture session which provided them a learning step to march towards Make in India domain of our country. Prof D. Saritha, Vice Principal and President, MHRD IIC, Gayatri Vidya Parishad College for Degree and PG Courses (A) have conveyed that some of the students are approaching IIC MHRD of the institute with new ideas for patents and startups; however they need right guidance and direction to get materialized for the cause and requested the speaker

to extend his support in future in filing patents and develop startups. Prof. S. Rajani, Principal, Gayatri Vidya Parishad College for Degree and PG Courses (A) has congratulated the department in organizing the IIC MHRD impact lecture session with a prominent resource speaker Sri. G. Anantram who had made the session interesting to the participants.

Finally vote of thanks by Mr. V. Ram Nishanth expressing a deep sense of gratitude to Sri. G. Anantram; the resource person who have enlightened the participants with his motivating and thought provoking lecture.



Dr. S. Krishna Veni, HOD-ECE, welcoming the Participants



Prof S. Rajani, Principal, GVPCDPGC addressing the session



Prof D. Saritha, Vice Principal, GVPCDPGC addressing the session



Sri G. Anantram, Resource Person addressing the students



Sri G. Anantram, Resource Person delivering the lecture



Sri G. Anantram, Resource Person delivering the lecture



Sri G. Anantram, Resource Person delivering the students



Mr. V. Ram Nishanth proposing vote of thanks



GVP College for Degree and PG Courses RUSHIKONDA, VISAKHAPATNAM – 530 045.

Engineering and Technology Program Department of Electronics and Communication Engineering

Date: 25.01.2021

REPORT ON ONLINE GUEST LECTURE

An ONLINE guest lecture is delivered on "**An Overview of VLSI Design and Opportunities**," by **Avinash Yadlapati**, Senior Director –Engineering, Mirafra Technologies on 25.01.2021. All the students of II and III ECE and faculty of ECE Department have attended the lecture.

The session was an interactive exploring the opportunities in VLSI domain. The resource person presented an excellent vision from the basics and fundamentals of VLSI converging details from the need of VLSI to students towards scope of achieving a career in the VLSI domain.

The resource person had attracted each of the students by his innovative presentation covering the topics Current Trends in VLSI, VLSI Design –Technical Standpoint, Process of VLSI Design, Top-Down Approach, Front-End Design Flow, Design Specification, etc.,

As per the feedback from the students the lecture is very good and informative. They gained lot of information beyond the extent of the bookish knowledge from the resource person. The students have expressed that such lectures from industrial persons are very useful to them. Further they requested the HOD and management to arrange such useful seminars, as many as possible to facilitate them to interact with great professionals and personalities. The students and Faculty of the department have expressed their deep sense of gratitude to **Mr. Avinash Yadlapati** for having accepted our invitation to deliver the lecture.



An Overview of VLSI **Design and Opportunities** Avinash Yadlapati Senior Director – Engineering Mirafra Technologies (www.mirafra.com)



Introduction

- VLSI stands for Very Large Scale Integration
- It is primarily related to Electronics field.
- It is also known as Chip Design which has primarily two parts, one is Analog Design and the other is Digital Design.
- Its application is very vast and in other words, every application that is intelligent needs VLSI technology inside it.
- Some examples of VLSI Design applications are Mobiles, Smart watches, Bluetooth, Automobiles etc.



Current Trends in VLSI

- CMOS technology is the current prevailing technology in VLSI due to its high speed and packing density coupled with low power consumption
- The new emerging technologies in VLSI are Bipolar-CMOS and CMOS in silicon on insulator (SOI).
- The latest technology where the Industry is heading to is known as the FINFET technology (Finfet stands for fin field-effect transistor).



VLSI Technology

- VLSI technology is considered to be one of the most core technologies any ECE/EEE engineer would like to work upon.
- Any Electronics engineer's dream job would be a career in VLSI due to the involvement of core electronics subjects like EDC (Electronics Devices and Circuits, CMOS VLSI, Digital Electronics etc.).
- It is called as one of the state of the art technology where very few engineers can get a chance to work in this domain and there are very few engineers who are aware of this field.
- The number of companies in the field of VLSI are very less compared to Software companies due to the requirements of high technology tools and labs required to execute the projects.



VLSI Design – Technical Standpoint

- Integration: Integrated Circuits
 - multiple devices on one substrate
- How large is Very Large?
 - SSI (small scale integration)
 - 7400 series, 10-100 transistors
 - MSI (medium scale)
 - 74000 series 100-1000
 - LSI 1,000-10,000 transistors
 - VLSI > 10,000 transistors
 - ULSI/SLSI (some disagreement)



VLSI Design – Technical Standpoint(Cont)

- But the real issue is that VLSI is about designing <u>systems</u> on chips.
- The designs are complex, and we need to use structured design techniques and sophisticated design tools to manage the complexity of the design.
- We also accept the fact that any technology we learn the details of will be out of date soon.
- We are trying to develop and use techniques that will transcend the technology, but still respect it.



Process of VLSI Design

Consists of many different representations/Abstractions of the system (chip) that is being designed.

- System Level Design
- Architecture / Algorithm Level Design
- Digital System Level Design
- Logical Level Design
- Electrical Level Design
- Layout Level Design
- Semiconductor Level Design (possibly more)

Each abstraction/view is itself a Design Hierarchy of refinements which decompose the design.



Top-Down Approach

TOP-DOWN (STANDARD CELL) DESIGN METHODOLOGY



Front-End Design Flow



Design Specification

- What are the main design considerations?
 - Design feasibility?
 - Performance
 - power consumption
 - cost
 - Design spec?
 - Written (Document)
 - Good starting point, but can be misinterpreted by design team
 - Executable (UML, C/C++, Behavioral VHDL, SystemVerilog)
 - Harder to understand, less room for misinterpretation
 - Implementation platform
 - FPGA/CPLD?
 - ASIC?
 - Which FPGA/CPLD vendor?
 - Which device family?
 - Development time?



RTL Specification

- Determine I/O signals
 - Standard interface, protocol, custom interface
- Partition design into functional blocks
 - Datapath, Control logic, Memory, etc.
- Determine block interfaces
- Specify each block separately at RTL
 - MUXs, counters, adders, flip-flops etc.



Detailed Design

- Choose the design entry method
 - Schematic
 - Intuitive & easy to debug
 - Not portable
 - Poor designer productivity (gates/time)
 - HDL (Hardware Description Language), e.g. Verilog, VHDL, SystemC
 - Requires some experience, harder to debug
 - Descriptive & portable
 - Easy to modify
 - Greater productivity
 - Mixed HDL & schematic
- Interpret the specifications
- Manage the design hierarchy
 - Design partitioning
 - Chip partitioning
 - Logic partitioning
 - Use vendor-supplied IP libraries to reduce design time
 - Create & manage user-created libraries (circuits)



Functional Simulation

- Preparation for simulation
 - Generate simulation patterns
 - Waveform entry
 - HDL testbench
 - Generate simulation netlist
- Functional simulation
 - To verify the functionality of your design only
- Simulation results
 - Waveform display
 - Text output
 - Self-checking testbench
- Challenge
 - Sufficient & efficient test patterns



HDL Synthesis

- Synthesis = Translation + Optimization
 - Translate HDL design files into gate-level netlist
 - Optimize according to your design constraints
 - Area constraints
 - Timing constraints
 - Power constraints
- Main challenges
 - Learn synthesizable coding style
 - Use proper design partitioning for synthesis
 - Specify reasonable design constraints
 - Use HDL synthesis tools efficiently



Design Implementation

- Implementation flow
 - Netlist merging, flattening, data base building
 - Design rule checking
 - Logic optimization
 - Block mapping & placement
 - Net routing
 - Configuration bitstream generation (FPGA only)
 - Scan flip-flop insertion (ASIC only)
- Implementation results
 - Design error or warnings
 - Device utilization (FPGA)
 - Die size (ASIC)
 - Timing reports
- Challenge
 - How to reach high performance & high utilization implementation?



Common Pitfalls

- Not detailed enough specifications
 - Do not start design entry until all details are clear
 - A poor design cannot be saved by good code and synthesis/implementation constraints
 - Sometimes though, it is better to let the tool do the optimization (for example state machines)
- Always remember that you cannot prove a complex design has no bugs
- For complex designs, verification (simulation) and redesign is 80% of total design time!


Gate-Level Simulation

- Post-layout simulation
- Includes component and wire delays, clock skew, setup and hold times
- Same input vectors with functional simulation
- It is necessary even if Static Timing Analysis shows no problems



Opportunities in VLSI

- 1. There are multiple opportunities in VLSI for freshers.
- 2. They can either go in Front-end VLSI design or Back-End Design.
- 3. They can also go into other domains like Analog Layout, Design, PCB Design etc.
- 4. They need to take training in the respective area of their interest before they start looking for opportunities.
- 5. They need to be technically strong in Digital Design, EDC, CMOS VLSI, Microprocessor and Analog Design.



Entry Level Position

- Any fresh graduate from ECE or EEE will enter as VLSI Trainee Engineer or Design Engineer – I
- 2. A fresh post graduate with M.Tech may enter as direct engineer with grade Design Engineer.



Senior Engineers Role

- 1. A Senior engineer is responsible to execute multiple tasks or even projects.
- 2. He is also responsible to train the junior engineers who come from colleges.
- 3. More senior roles will demand leadership skills like technically leading a team, mentoring the juniors, communicating with the senior management etc.



Manager Role

- 1. There are multiple roles at managers or Senior Management functions.
- 2. They are responsible for the overall functioning of the company including the revenues and profits.
- 3. They are responsible to recruit good and quality engineers who can learn quickly and adapt themselves to the company environment.
- 4. They are responsible for overall quality assurance for all the projects that are executed.



Detailed Opportunities

- Opportunities are present in VLSI Front-End
- Opportunities are present in VLSI Back-End
- Opportunities are present in Analog Layout
- Opportunities are present in Analog Design
- Opportunities are present in FPGA
- Opportunities are present in Board Design
- Opportunities are present in Post Silicon Validation
- Opportunities are present in Testing of VLSI Circuits



VLSI Front End Opportunities

- RTL Design (Verilog/VHDL/System Verilog)
- Verification
- -> RTL Verification
- -> Gate Level Verification
- -> Verification with SDF (Back Annotated Netlist)
- Synthesis and STA (Static Timing Analysis)
- Formal Verification (LEC and Assertions)
- Lint and Clock Domain Crossing Verification
- Low Power Verification (UPF and CPF)



VLSI Back-End Opportunities

- Place and Route (P&R) Engineers
- Physical Design CAD Engineers (Tool flow)
- Physical Design Application Engineers for EDA companies like Synopsys, Cadence and Mentor Graphics
- Timing Engineers (STA- Post Layout) with SI checks (Signal Integrity)
- Low Power PD
- IR Drop Specialists
- Full Chip PD and STA engineers



VLSI Analog Layout Engineers

- Layout Engineers who have good understanding of layout concepts like stick diagrams.
- They need to be good at CMOS VLSI.



VLSI Analog Design Engineers

- Layout Engineers who have good understanding of Analog Design concepts like PLL, OpAmp's concepts.
- They need to be good at CMOS VLSI Design.
- Some examples of Analog Design are:
- -> Resistors
- -> Capacitors
- -> Diodes
- -> Transistors
- -> Operational Amplifiers



VLSI FPGA Engineers

- FPGA Engineers should have good understanding of concepts like different FPGA architectures (Xilinx, Altera etc), RTL Coding, Synthesis and Implementation.
- They need to be good at verification and validation.
- Some common types of FPGA's used in the Industry are:
- -> Xilinx
- -> Altera



VLSI Board DesignEngineers

- Board Design engineers should be typically good at PCB.
- They should be aware of different architectures and applications.



VLSI PSV Engineers

- Post Silicon Validation Engineers are heavily in demand now in the Industry.
- They should be good at Validation (Using Testers).
- They should be good at Emulation.
- They should be good at C.
- They should have worked in product companies and used validation tools like Palladium.



VLSI Companies

• Semiconductor companies

2001	2001
Rank Company	Sales
1 Intel	23.5
2 ST Micro	6.4
3 Toshiba	6.1
4 TI	6.0
5 Samsung	5.2
6 Motorola	4.8
7 NEC	4.8
8 Infineon	4.6
9 Philips	4.4
10 AMD	3.9

• Fab-less "Design Houses"











Dr. Avinash Yadlapati

EXPERIENCE SUMMARY:

technologies.

- M.Tech. Ph.I > Having close to 20 years of Industry experience in VLSI Design experience from RTL to GDSII in lower nodes like 10nm and 7nm
- > Currently working Senior as **Director-Engineering**, Mirafra Technologies (www.mirafra.com) since February 2018, Hyderabad.
- > Past experience in companies like Infosys, Cyient, AMD, Qualcomm and HCL Technologies.
- > Working as "Visiting Faculty" at BVRIT-Narsapur since June-2015.
- > Working as "Visiting Faculty" at BITS Pilani Hyderabad.
- > Board of Studies member at BV Raju Institute of Technology, Narsapur and Annamacharya Institute of Technology and Sciences, Rajampet.

ACADEMIC PROFILE:

Degree Awarded	Institution	University	Year of
			Completition
Ph.D (ECE)	K L University	K L Deemed to be University	2020
M.Tech (VLSI)	K L University	K L Deemed to be University	2015
M.Sc (Electronics)	Andhra University	Andhra University	1999

TECHNICAL SKILLS:

- Verification Tools : Cadence NCSim, Synopsys VCS/VCSMX
- Synthesis Tools : Synopsys Design Compiler, Cadence RC
- Linting Tools : LEDA, Spyglass
- Tools : Einstimer, PrimeTime • Timing
- Logic Equivalence : Cadence LEC
- Scripting : Shell, Perl
- Protocols : AMBA AHB, OCP, AXI, USB 2.0, CAN, PCI

SENIOR DIRECTOR - ENGINEERING Mirafra Technologies Hardware Engineering Division Hyderabad Telangana, India avinashy@mirafra.com Mobile No: +91-9989835092

FIELDS OF INTEREST:

- RTL Design using Verilog/VHDL
- Logic Synthesis of Digital Circuits using Synopsys DC.
- Design for Testability
- CMOS VLSI Design
- Advanced Digital Logic Design
- Design with PLDs and FPGAs
- VLSI Testing Circuits
- Microprocessors and Microcontrollers

MEMBERSHIPS IN PROFESSIONAL BODIES/SOCIETIES/ORGANISATIONS

• Senior Member, IEEE

ACHIEVEMENTS & AWARDS:

- Instrumental in setting up "Cyient Incubation Center" at BV Raju Institute of Technology, Narsapur
- Got an Award from BVRIT Chairman for valuable contributions at BVRIT
- Placed more than 100 BVRIT students in core jobs like VLSI

TEACHING - MAJOR SUBJECTS HANDLED

 Advanced Digital Logic Design, Verilog, Synthesis and STA, Digital Integrated Circuit Design with PLDs and FPGAs, MOS Circuit Design, CMOS VLSI Design, Design for Testability

Books Published

Book Name "AN EXPERIMENTAL APPROACH TO VLSI SYSTEM DESIGN", ISBN-13: 978-9386258-85-4, VSRD Academic Publishing-December 2017.

International Journal Papers PUBLISHED

- <u>2019</u>
- Avinash Yadlapati, Hari Kishore Kakarla "Design and Verification of Asynchronous FIFO with Novel Architecture Using Verilog HDL" Journal of Engineering and Applied Sciences (Scopus), ISSN No: 1816-949X, Vol No: 14, Issue No: 1, Page No: 159-163, January 2019.
- Avinash Yadlapati, K Hari Kishore "Implementation of Asynchronous FIFO using Low Power DFT" International Journal of Innovative Technology and Exploring Engineering (IJITEE)(Scopus), ISSN: 2278-3075, Volume-8, Issue No: 6S, Page No: 152-156, April 2019.
- Avinash Yadlapati, Hari Kishore Kakarla "Low-power design-for-test implementation on phase-locked loop design" Measurement and Control (SCIE), ISSN: 0020-2940, Volume-52, Issue No: (5-6), Page No: 106-109, June 2019.

<u>2018</u>

- Avinash Yadlapati, K Hari Kishore "Low Power Synthesis for Asynchronous FIFO using Unified Power Format (UPF)" International Journal of Engineering and Technology(UAE) (Scopus), ISSN No: 2227-524X, Vol No: 7, Issue No: 2.8, Page No: 7-9, March 2018
- Avinash Yadlapati, K Hari Kishore "System Level Verification of Advanced Extensible Interface Protocol Using Verilog HDL" Journal of Advanced Research in Dynamical and Control Systems (Scopus), ISSN No: 1943-023X, Vol No: 10, Special Issue No: 7, Page No: 1359-1365, June 2018.

2017

 Y Avinash, K Hari Kishore ''Designing Asynchronous FIFO for Low Power DFT Implementation'' International Journal of Pure and Applied Mathematics (Scopus), ISSN No: 1314-3395, Vol No: 115, Issue No: 8, Page No: 561-566, September 2017

<u>2016</u>

- Avinash Yadlapati, Hari Kishore Kakarla "Validating Advanced Extensible Interface Protocol using Randomized Verification Environment" International Journal of Engineering and Technology (IJET- Non Scopus), ISSN No: 2395-1303, Vol No.02, Issue No.03, page: 01-08, May-June 2016
- Sravya Kante, Hari Kishore Kakarla, Avinash Yadlapati, "Design and Verification of AMBA AHB-Lite protocol using Verilog HDL" International Journal of Engineering and Technology (IJET-Scopus), E-ISSN No: 0975-4024, Vol No.8, Issue No.2, Page:734-741, April-May 2016.

<u>2015</u>

 Avinash Yadlapati, Dr. Hari Kishore Kakarla, "An Advanced AXI Protocol Verification using Verilog HDL", Wulfenia Journal (SCI-E), ISSN: 1561-882X, Volume 22, Number 4, pp. 307-314, April 2015 (IF-0.649)

PARTICIPATED IN NATIONAL/INTERNATIONAL CONFERENCES 2017

 Avinash Yadlapati, Kakarla Hari Kishore, "Constrained Level Validation of Serial Peripheral Interface Protocol", Proceedings of the First International Conference on SCI 2016, Volume 1, Smart Computing and Informatics, Smart Innovation, Systems and Technologies 77 (Publisher: Springer Nature Singapore Pte Ltd), ISSN No: 2190-3018, ISBN: 978-981-10-5544-7, Chapter No: 77, pp. 743-753, 25th December 2017. (SCOPUS) (DOI: 10.1007/978-981-10-5544-7_73)

PARTICIPATED IN WORKSHOPS/SCHOOLS/ACTIVITIES

 Conducted IEEE workshops in various colleges like Osmania University College of Engineering, ECE Department, Gitanjali College of Engineering and Technology, Muffakham Jah College of Engineering and Technology.

REFERENCES:

Dr.Kakarla Harikishore	Dr. I.A.Pasha	
Professor and Associate Dean (Student Affairs),	ECE HOD	
Department of ECE	BVRIT Narsapur	
K L Deemed to be University, Guntur	Medak District	
Andhra Pradesh	Telangana	

(Dr. Avinash Yadlapati)



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ENGINEERING AND TECHNOLOGY PROGRAM GAYATRI VIDYA PARISHAD COLLEGE FOR DEGREE & P.G. COURSES (A) RUSHIKONDA, VISAKHAPATANAM-530045 | WEBSITE: www.gypcdpgc.edu.in

(Approved by A.I.C.T.E | Affiliated to Andhra University | An ISO 9001:2015 Certified Institute)

Report on Workshop conducted

Title: Three days workshop on Applications of Signal and Image Processing.

Date(s): 28th -30thDecember Resource Person: J. Prem Kumar, (Product Manager for Math works Products, Capricot Technologies Pvt.Ltd)

Introduction:

Aiming to provide Practical overview of working on Signal and Image Processing applications through MATLAB 2020 software, a virtual three-day workshop on 'APPLICATIONS OF SIGNAL AND IMAGE PROCESSING' held during 28th to 30 December at 3pm – 5pm conducted by Gayatri Vidya Parishad College For Degree and PG courses, Engineering and Technology program, Department of Electronics and Communication Engineering. The Event is coordinated by Mr.Ram Nishanth V, Asst.Prof., Department of ECE.

Contents:

- Working of filters
- Simulink tool
- Different Audio and Image Acquisition tool box
- Various Signal processing examples
- Images Processing techniques

Discussion:

On Day-1, the Spokesperson Mr.Prem kumar J, product Manager for Mathworks products, capricot technologies pvt.ltd gave the insights of MATLAB software applications and the add-on tools required for the processing applications and how write the codes in the matlab IDE. Then it is followed by learning the key-points like

- How to use Simulink tool to perform the signal processing with the example using microphone connected to speaker in a virtual medium through matlab software.
- Observing the process of designing and application of various filters like how the low pass, band-pass filters operating on band limited signals to enhance the signal quality and removing the noise from the filter.
- Brief knowledge on the usage of the Audio System tool box and Digital Signalling system tool box.
- How to access the audio data through the matlab commands that are done by the "Data Acquisition Tool box Support".

On Day-2, the Session was dealt with the different Image processing Application in the matlab like

- How an image can be accessed through same Image acquisition commands and how to process the range intensities and dimensions of the image.
- Method of performing the RGB colour models on images and radiating the certain regions for scanning and analysing the regions for better understanding of the image.
- How to analyse the image through histogram
- The way of performing the sharping of the
- Process of manipulating the images for the further research purpose.
- Hands on Experience of image segmentation and the different methods for segmenting the image.
- Overview of the image tool box implementations of the image processing

Finally the speaker summarized the future applications of the signal and image processing and the fields they are utilized. He also stated how they are helpful in the career point of view.

The following last day where the session is concluded by the assessment on for testing the knowledge throughout the workshop.



